— Even the most advanced platforms are limited by the memory wall when dealing with data-centric applications
UPMEM PIM consists of thousands of innovative data processors (DPU) uniquely positioned within the DRAM memory chips and next to the data, to compute data-intensive operations while drastically reducing off-chip data movements. Those DPUs are under the control of the high-level application running on the main CPU that ensures task orchestration.
15x better performance than CPU, 10x better TCO than CPU, GPU or FPGA solution while much faster! PIM servers consume about 10x less energy.
The number of PIM units grows proportionally with memory capacity (DIMM channels/slots for servers), with no change in memory processes.
Easy integration with high level applications. PIM units are programmable with standard tools and skillset.
Our unique design preserves current architectures. Only a BIOS update is required.
UPMEM PIM introduces important features behind the acceleration of datacenters
Best performance per area processor
UPMEM DPU processor is delivering the best effective performance per mm2, compared to the latest RISC and CISC processors of the market, and is the only processor that can be routed in a memory chip.
A technical exploit
Designing a RISC processor that can be fabbed with a DRAM memory process is a true technical exploit. Today numerous applications are developed to leverage the power of UPMEM PIM’s products.
Co-processing model/smooth integration
This model of programmable co-processors in C (or RUST) language is versatile and enables a large number of use cases. The PIM units can be programmed one by one or by group, and process their local data independently from each other.
C coding and no OS
The UPMEM DPU processor is programmable in C or RUST, thanks to its Software Development Kit (SDK), and does not require an OS. It is structurally secure and immune to row hammer attacks